

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patint and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Adv. 59 Alexandria, Virginia 22313-1450 www.yspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/760,405	01/12/2001	Xiaoning Nie	GR 00 P 1031	1766
24131	7590 05/17/2006		EXAMINER	
	REENBERG STEME	LI, AIMEE J		
P O BOX 2480 HOLLYWOOD, FL 33022-2480			ART UNIT	PAPER NUMBER
,			2183	
			DATE MAILED: 05/17/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
	09/760,405	NIE, XIAONING		
Office Action Summary	Examiner	Art Unit		
	Aimee J. Li	2183		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim fill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	I. lely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status				
 Responsive to communication(s) filed on <u>28 Fe</u> This action is FINAL. Since this application is in condition for allowant closed in accordance with the practice under E 	action is non-final. nce except for formal matters, pro			
Disposition of Claims	•	•		
4) ☐ Claim(s) 1 and 4-12 is/are pending in the application 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1 and 4-12 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.			
Application Papers				
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examiner	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

Application/Control Number: 09/760,405 Page 2

Art Unit: 2183

DETAILED ACTION

1. Claims 1 and 4-12 have been considered.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment as filed 28 February 2006.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-9 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki, U.S. Patent Number 6,499,096 (herein referred to as Suzuki) in view of Kahle et al., U.S. Patent Number 5,913,925 (herein referred to as Kahle) and in further view of Heishi et al., U.S. Patent Number 6,324,639 (herein referred to as Heishi).
- 5. Referring to claim 1, Suzuki has taught a data-processing device for processing in parallel a plurality of processes, comprising:
 - A multiplicity of bundles with a plurality of instructions of a process, the
 instructions of a bundle being executable in parallel (Suzuki column 2, lines 14-29);
 - A branching control unit connected to and addressing said program memory a
 register for storing flags and data which are switched in dependence on a process

Art Unit: 2183

being executed (Suzuki column 6, lines 29-44 and 52-67; column 12, line 36 to column 13, line 5; Figure 3; and Figure 11);

Page 3

- c. A program flow control unit connected to said branching control unit (Suzuki column 6, lines 29-44 and 52-67 and Figure 3), said program flow control unit controlling a fetching of bundles to be processed in parallel from said program memory, controlling said branching control unit, and controlling an output of instructions to be processed in parallel in dependence on information contained in the instructions and included in a compiling time of the program (Suzuki column 6, lines 29-44 and 52-67 and Figure 3);
- d. A number N of instruction buffers being connected in parallel downstream of said program memory for storing instructions read out from said program memory (Suzuki column 4, line 56 to column 5, line 6; column 12, lines 7-13; column 12, line 36 to column 13, line 5; Figure 3; Figure 9; and Figure 11), an instruction bundle being read into one of said instruction buffers and a second instruction bundle associated with a different process being read into another one of said instruction buffers (Suzuki column 4, line 56 to column 5, line 6; column 12, lines 7-13; column 12, line 36 to column 13, line 5; Figure 3; Figure 9; and Figure 11); and
- e. An instruction output selector being connected to and controlled by said process flow control unit causing said instruction output selector to read out instructions from said instruction buffers and output N instructions in parallel (Suzuki column

Application/Control Number: 09/760,405 Page 4

Art Unit: 2183

7, line 62 to column 8, line 24; column 12, line 36 to column 13, line 6; Figure 3; and Figure 11).

- 6. Suzuki has not explicitly taught said instruction output selector having a multiplexer logic and selecting in a first case one of either one instruction from a first instruction buffer and one instruction from a second instruction buffer and in a second case two instructions from one of said first and second instruction buffers. However, Suzuki has taught selecting output from multiple buffers (Suzuki column 7, line 62 to column 8, line 24; column 12, line 36 to column 13, line 6; Figure 3; and Figure 11). Heishi has explicitly taught said instruction output selector having a multiplexer logic and selecting in a first case one of either one instruction from a first instruction buffer and one instruction from a second instruction buffer and in a second case two instructions from one of said first and second instruction buffers (Heishi column 13, lines 1-7 and 19-53; column 14, lines 1-62; Figure 8; Figure 9; and Figure 10). A person of ordinary skill in the art at the time the invention was made would have recognized that the selector of Heishi maximizes the number of instructions in parallel without specialized hardware (Heishi column 4. lines 45-54), thereby decreasing size and increasing efficiency. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the buffer selector of Heishi in the device of Suzuki to reduce chip size and increase processing efficiency.
- 7. In addition, Suzuki has not taught a program memory having stored therein at least one compiled program with a multiplicity N of independent processes, the compiled program including information on parallelism. Kahle has taught a program memory having stored therein at least one compiled program with a multiplicity N of independent processes, the compiled

program including information on parallelism (Kahle column 2, lines 64 to column 3, line 2; column 4, lines 33-46; and Figure 1A). A person of ordinary skill in the art at the time the invention was made that the multiscalar device of Kahle utilizes more of the hardware resources and diminishes the effects of mispredicted branches and data dependencies between tasks (Kahle column 3, lines 59-66), thereby improving processor performance. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multiscalar device of Kahle in the device of Suzuki to improve processor performance.

- 8. Referring to claim 4, Suzuki has taught which comprises N instruction decoders for decoding the instructions being output (Suzuki column 4, line 56 to column 5, line 6; column 12, lines 7-13; column 12, line 36 to column 13, line 5; Figure 3; Figure 9; and Figure 11).
- 9. Referring to claim 5, Suzuki has taught which comprises at least two instruction-execution units for outputting the N decoded instructions (Suzuki column 4, line 56 to column 5, line 6; column 12, lines 7-13; column 12, line 36 to column 13, line 5; Figure 3; Figure 9; and Figure 11).
- 10. Referring to claim 6, Suzuki has not taught which comprises a data memory and at least two buses connecting said N instruction-execution units to said data memory. Kahle has taught which comprises a data memory and at least two buses connecting said N instruction-execution units to said data memory (Kahle column 10, lines 26-33 and Figure 4). A person of ordinary skill in the art at the time the invention was made that the multiscalar device of Kahle utilizes more of the hardware resources and diminishes the effects of mispredicted branches and data dependencies between tasks (Kahle column 3, lines 59-66), thereby improving processor

Art Unit: 2183

performance. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multiscalar device of Kahle in the device of Suzuki to improve processor performance.

Page 6

- 11. Referring to claim 7, Suzuki has taught which comprises a plurality of instruction-execution units connected to said program flow control unit and configured to execute the instructions of one or more bundles in parallel (Suzuki column 4, line 56 to column 5, line 6; column 12, lines 7-13; column 12, line 36 to column 13, line 5; Figure 3; Figure 9; and Figure 11).
- 12. Referring to claim 8, Suzuki has taught wherein said branching control unit is configured to output an address pointer for addressing a bundle (Suzuki column 6, lines 29-44 and 52-67; column 12, line 36 to column 13, line 5; Figure 3; and Figure 11).
- 13. Referring to claims 9 and 11, Suzuki has taught wherein the branching control unit comprises:
 - a. A first multiplexer and a second multiplexer (Applicant's claim 9) (Suzuki column 6, lines 29-44 and 52-67; column 12, line 36 to column 13, line 5; Figure 3; and Figure 11);
 - b. An adder (Applicant's claim 9) (Suzuki column 6, lines 29-44 and 52-67; column
 12, line 36 to column 13, line 5; Figure 3; and Figure 11);
 - c. Wherein said program flow control unit feeds a number of instructions in a bundle to said adder and said adder adds an address pointer and the number of instructions (Applicant's claim 9) (Suzuki column 6, lines 29-44 and 52-67; column 12, line 36 to column 13, line 5; Figure 3; and Figure 11);

Art Unit: 2183

Page 7

- d. Wherein said program flow control unit feeds addresses for program jumps or function calls and a process number to said first multiplexer (Applicant's claim 9)
 (Suzuki column 6, lines 29-44 and 52-67; column 12, line 36 to column 13, line 5; Figure 3; and Figure 11);
- e. Said first multiplexer writing either the output signal of said adder or the addresses for program jumps or function calls into said program counter assigned to the active process (Applicant's claim 9) (Suzuki column 6, lines 29-44 and 52-67; column 12, line 36 to column 13, line 5; Figure 3; and Figure 11); and
- f. A content of said program counter assigned to the currently active process is output as a new address pointer via said, second multiplexer which is controlled using the process number supplied (Applicant's claim 9) (Suzuki column 6, lines 29-44 and 52-67; column 12, line 36 to column 13, line 5; Figure 3; and Figure 11).
- g. Wherein said program flow control unit is configured to receive via a subbus of an output bus of said program memory at least one of the following:
 - At least one bit for indicating the parallel execution of instructions
 (Applicant's claim 10) (Suzuki column 2, lines 14-29). In regards to
 Suzuki, the at least one bit is inherent for the instruction to be recognized as a VLIW instruction.
 - ii. At least one bit for indicating the length of the following instruction bundle (Applicant's claim 10) (Suzuki column 4, line 56 to column 5, line 6; column 12, lines 7-13; column 12, line 36 to column 13, line 5; Figure

- 3; Figure 9; and Figure 11). In regards to Suzuki, the at least one bit is inherent for the instruction to recognize where it ends, since the instructions contains multiple sub-instructions.
- iii. The indication of one or more NOPs in the instruction bundles (Applicant's claim 10) (Suzuki column 3, lines 49-52).

14. Suzuki has not taught

- a. N program counters (Applicant's claim 9);
- b. A priority of the processes of the instructions (Applicant's claim 10);
- c. Wherein a process is called with a run instruction assigning a process number, a priority and a memory address of a starting point of the process in the program memory (Applicant's claim 11).

15. Kahle has taught

- a. N program counters (Applicant's claim 9) (Kahle column 10, lines 26-33 and Figure 4);
- b. A priority of the processes of the instructions (Applicant's claim 10) (Kahle column 10, line 52 to column 11, line 29)
- c. Wherein a process is called with a run instruction assigning a process number, a priority and a memory address of a starting point of the process in the program memory (Applicant's claim 11) (Kahle column 10, line 52 to column 11, line 29).
- 16. The program counters are inherent, since the position of the instruction for each thread in the individual instruction caches must be known. Program counters indicate which instruction is to executed next. A person of ordinary skill in the art at the time the invention was made that the

Art Unit: 2183

multiscalar device of Kahle utilizes more of the hardware resources and diminishes the effects of mispredicted branches and data dependencies between tasks (Kahle column 3, lines 59-66), thereby improving processor performance. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multiscalar device of Kahle in the device of Suzuki to improve processor performance.

Page 9

17. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki, U.S. Patent Number 6,499,096 (herein referred to as Suzuki) in view of Kahle et al., U.S. Patent Number 5,913,925 (herein referred to as Kahle) and in further view of Heishi et al., U.S. Patent Number 6,324,639 (herein referred to as Heishi), as applied to claim 1 above, and further in view of Allen, Jr. et al., U.S. Patent No. 6,404,752 (herein referred to as Allen). Suzuki in view of Kahle has not explicitly taught wherein said data processing device is a network processor for processing layer 1 to 7 of protocol stacks in applications including LAN, ATM switches, IP routers, and frame relays based on a system selected from the group consisting of DSL, Ethernet. and cable modems. Allen has taught the use of general-purpose microprocessors as network processors to provide a cost-effective solution to processing protocol stack layers for IDSN, cable and DSL modems that provides high throughput and speeds (Allen column 1, lines 44-49 and column 2, line 38 to column 3, line 23). One of ordinary skill in the art would have recognized that a primary goal in microprocessor design is to lower costs while maintaining a high level of performance. Therefore, one of ordinary skill in the art would have found it obvious to modify the processor of Suzuki in view of Kahle to be used in a network processor to be keep costs low while providing a high level of network processing performance.

Application/Control Number: 09/760,405 Page 10

Art Unit: 2183

Response to Arguments

18. Applicant's arguments filed 28 February 2006 have been fully considered but they are not persuasive. Applicant argues in essence on pages 2-5

The buffers A and B of Heishi et al. might be identified with the first instruction buffer and the second instruction buffer of the invention of the instant application. It should be possible to transfer two instructions from the buffer B before an instruction from the buffer A is transferred. However, Heishi et al. only disclose that the instructions are transferred in the order they are provided by the instruction fetch unit 21. Thus, it becomes evident that the multiplexer logic according to Heishi et al. does not provide all features of the multiplexer logic according to the invention of the instant application.

19. This has not been found persuasive. As Heishi describes in column 13, lines 19-40 and shown Figure 8, there are two instruction buffers 221 and 222 that are fed through multiplexers 224a-224d. As described in column 14, lines 1-62 and shown in Figures 9-10, the buffers issue instructions to units in order, but this includes issuing two instructions from the two different buffers in one cycle and issuing two instructions from a single buffer in one cycle. For example, in Figure 9D, units 3 and 4, which are stored in two different buffers, are issued in the same cycle. In Figure 10A, units 6 and 7, which are also stored in two different buffers, are issued in the same cycle. In Figure 9D, units 2 and 3 and units 5 and 6, which are stored in the same buffers, are issued in the same cycle. This is also shown in Figure 10E with units 11 and 12. The claim language states "...selecting in a first case one of either one instruction from a first instruction buffer and one instruction from a second case two

instructions from one of said first and second instruction buffers." Heishi has shown the first case in Figures 9D, 10A, and 10D and the second case in Figures 9D, 10A, and 10E.

20. The arguments also state "It should be possible to transfer two instructions from the buffer B before an instruction from the buffer A is transferred." This is not readily apparent in the claim language, however Heishi does perform this as well. For example, in Figures 9D and 9F, the units 4 and 5 are issued prior to any of the new units in buffer A being issued. This is similarly true for Figure 10E. Units 11 and 12 are issued prior to any further units being issued from buffer A.

Conclusion

- 21. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 22. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 23. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J. Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:00am-4:30pm.

Art Unit: 2183

24. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

25. Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

Page 12

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AJL

Aimee J. Li

11 May 2006

ERIC COLEMAN
PRIMARY FXAMINER